

PATENT SPECIFICATION

(11) 1255 834

DRAWINGS ATTACHED

1255834

- (21) Application No. 21952/69 (22) Filed 30 April 1969
 (45) Complete Specification published 1 Dec. 1971
 (51) International Classification G 10 11/00
 (52) Index at acceptance
 G4R 10E 11D 11F 11X 12E 12F 12G 1F 3C 3E 6A 6B 6C
 6D 6E 6G 7B 7G 8X 9D
 (72) Inventor DAVID RODERIC HILL



(54) SPEECH RECOGNITION APPARATUS

(71) We, STANDARD TELEPHONES AND CABLES LIMITED, a British Company, of STC House, 190 Strand, London, W.C.2, England, do hereby declare the invention, for which we pray that a patent may be granted to us, and the method by which it is to be performed, to be particularly described in and by the following statement:—

This invention relates to speech recognition apparatus and is particularly applicable to man/machine communication interfaces required in, for example, the computer industry.

The nature of speech is such that it lends itself to treatment in terms of binary features, at least in classical analysis. Difficulties arise because of difficulties in finding acoustic correlates of the classical distinctive features, or in defining any set of acoustic features which are sufficient for recognition. Even defining what is meant by 'sufficient' is not solved in any real sense. Generally speaking, such sets of binary features as have been defined are, moreover, far from statistically independent. In order to find out if a set of features is sufficient for recognition, the most practical approach for speech, with its high information content and considerable variability, is to adopt an empirical, statistical approach, and determine error rates. No recognition scheme will ever be perfect, because a real input can never be sufficiently precisely defined. Therefore, one cannot show that a recognition scheme will not work simply by producing an example of speech where it fails. A recognition scheme works if it performs up to some acceptable standard based on the statistics of its performance.

In the case of speech recognition certain basic elements are generally accepted as necessary. A pre-processor, which converts the acoustic signal into some form of data; a processor which selects and transforms the data into a form suitable for decision; and a classification process which is given a data pattern from the processor and classifies it, correctly or incorrectly, or rejects it. The aim may be to maximise the number of correct

classifications, or minimise the number of incorrect classifications.

Since the most practical way to evaluate features is to test them in a recognition system, it is not unreasonable to select a really good classification procedure (one that is optimum, simple, and well understood being ideal) and find out what its input requirements are. The processing sections are then defined in terms of input (acoustic signal), output (required input for the decision process), and purpose (features, relevant to recognition, requiring to be detected). In view of the supposed 'binary opposition' basis of speech perception, and the known optimality of the Maximum Likelihood Strategy (MLS) which can be realised for binary feature spaces, it (the MLS) is a prime candidate for the decision classification process.

The maximum likelihood decision is a guaranteed optimum procedure, but is only solved for rather restricted cases:

- (i) where the probability distribution is in terms of a binary space of independent features,
- (ii) where the probability distribution is Gaussian, with equal co-variance matrices.

According to the invention there is provided a speech recognition apparatus including means responsive to selected acoustic characteristics for decomposing a signal representing an acoustic input into analogue signals on parallel channels, each analogue signal being representative of a different acoustic feature of the input, means for transforming the analogue signals into binary signals on parallel channels, the binary signals constituting time ordered event markers relating to the occurrence or occurrences of the respective acoustic features represented by the analogue signals, means for generating further binary signals being time ordered event markers marking the occurrence or occurrences of specified sequences of event markers relating to the occurrence of two or more different features in speci-

fied sequences, and means for storing in a fixed predetermined sequence binary information representing both the content of the acoustic input in terms of the different individual acoustic features of the input and the content of the acoustic input in terms of the specified sequences of acoustic features.

In a preferred embodiment of the invention the apparatus further includes means for determining the likelihood ratio of occurrence to non-occurrence of the constituents of the stored binary information in comparison with a reference pattern and means responsive to said ratio whereby a decision is made for accepting, rejecting or requesting a repeat of the acoustic input.

There are two problems. The features must be statistically independent, and they need to be presented as a set of binary observations, rather than the time-varying set of signals produced by acoustic analysers.

The latter problem appears under many guises, the common ones in speech being the 'segmentation' problem or the 'time-normalisation' problem. There are actually two varieties of time-dependent information in speech, a fact not commonly given explicit recognition. One type of information concerns the duration of events, and the other type concerns the order of events. While not wishing to make any claim that there is only one way of dealing with this type of duality, it is suggested that it clarifies one's thinking, and allows the core of the problems to be recognised more easily, if these two types of time information are thought of and handled separately. The further suggestion is made that the handling of necessary duration information is essentially part of the acoustic analysis. The output of the acoustic analyser then consists of a set of data lines which carry data in the form of standard pulses. Each channel can, for example, be derived from a circuit responsive to some particular characteristic of speech determined from the acoustic analysis, and depending on duration and/or frequency cues. For a simple analysis scheme, examples might be high-frequency-energy present for more than time T_a but less than T_b ; high-frequency-energy present for more than time T_b ; no-significant-feature present for more than time T_a but less than time T_b ; no-significant-feature present for more than time T_b . There is some evidence to suggest that this type of duration analysis, coupled with signals derived from four octave frequency bands, is sufficient to recognise the digits (Ross, P. W. 1967—limited vocabulary adaptive speech recognition system, presented at 23rd Convention of the Audio Engineering Soc. 16—19 October, 1967, for example). Two points should be noted. First, the ternary manner of handling the information, resulting from a threshold (below which the event is ignored) and binary division of the noticeable event.

Such a division is intuitively reasonable for similar reasons to those underlying the ternary proposal for handling spectral slope features (i.e. positive slope, negative slope, no significant slope), and amplitude features. The concept can also be applied to transition rates for formants, rates of rise and fall of the mean power envelope and the rate of change of slope. In some cases there is a division of a noticeable event into two magnitude categories, in other cases there is a division into two sign categories. Clearly in the second case it can also prove profitable to consider each sign category as two magnitude categories, if the magnitude has any significance. The second point to notice is that we have been talking about the acoustic analyser, and that the output consists of binary signal carrying lines, which in this illustration consist of related pairs. The first line would signal when the input signal terminated at $T_x < T_b$ and the second when the input signal terminated at $T_x > T_b$. In another embodiment three output lines are provided, the third line carrying a signal saying that T_a has been exceeded. If a 'dead' region were allowed then both lines would be on together when there was doubt as to which has occurred. Thus such methods convey duration and occurrence information about a given feature in an economical and usable way: i.e. it occurred, starting now; it was short, ending now; it was long, ending now.

The above mentioned and other features of the invention and the manner of attaining them will become more apparent and the invention itself will be better understood by reference to the following description of an embodiment of the invention, taken in conjunction with the accompanying drawings, in which:—

Fig. 1 is a block schematic of the major sections of an automatic speech recognition apparatus;

Fig. 2 illustrates the effect of time and level hysteresis in the determination of primitive acoustic features in speech;

Fig. 3 illustrates a set of primitive acoustic events for a word, the compound acoustic events derived from them and a bit pattern associated with the word;

Fig. 4 is a schematic of the significant constituents of one form of acoustic analyser for Fig. 1;

Fig. 5 is a schematic of the significant constituents of a feature time-continuity filter with delay normalisation used in the arrangement of Fig. 4;

Fig. 6 is a schematic of the significant constituents of a ternary event detector used in the arrangement of Fig. 4;

Fig. 7 illustrates the operation of a ternary event detector for the three possible cases of input-pulse duration;

Fig. 8 is a schematic of one form of control circuit for Fig. 1;

Fig. 9 is a schematic of the significant constituents of one form of sequence detector used in the arrangement of Fig. 1;

Fig. 10 is a schematic of the significant constituents of an elementary sequence event generator suitable for use in the arrangement of Fig. 4, and

Fig. 11 is a schematic of the significant constituents of the decision logic used in the arrangement of Fig. 1.

In the arrangement shown in Fig. 1 the speech is fed to an acoustic analyser 100. A set of filters or other detection elements PAC1, PAC2 PACn decompose the speech into Primitive Acoustic Characteristics (PAC). Each PAC is reduced to a Primitive Acoustic Feature (PAF) by corresponding threshold devices PAF1 PAFn. These threshold devices each have a certain degree of hysteresis so that once a decision has been made regarding the PAF this decision is adhered to until there is good reason to change the decision. Such a decision represents the formation of a minimum 'null hypothesis' consistent with the incoming evidence and may consist of 'the feature is occurring' or 'the feature is not occurring'. The hypothesis is not abandoned until it is inconsistent with more recent evidence, rather than merely inadequately supported. Without the ability to make and stick to such minimum hypotheses, the machine's ability to structure its input—an essential preliminary to making good decisions—is seriously handicapped. In physical terms the effect on signals is as illustrated in Figure 2A—H. At some level of evidence it is necessary to say a feature is present, and then stick to this decision until the evidence very definitely shows that the feature is absent. Consider an analogue signal containing a PAC the duration of which, in real time, is from T_1 to T_2 (Fig. 2A), this signal, of course, being unavailable directly. Two trigger levels tl_1 and tl_2 are indicated (Fig. 2B) in relation to the analogue signal. The output signal when the lower trigger level tl_1 is considered without any hysteresis is one indicating the apparent occurrence of several PAF's of varying durations (Fig. 2C). This output is misleading as, due to the nature of speech, there is for all practical purposes only one PAF of duration T_1 — T_2 . Incorporating time hysteresis in the circuit has the effect of eliminating some of the insignificant variations in the input signal. The hysteresis introduces a time delay τ where τ is the time for which the signal must be continuously in one particular state for that state to occur as an output. It will be noted that a spurious pulse late in time, because of the hysteresis, incorrectly extends the output (Fig. 2D).

If the trigger level is raised to tl_2 the effect of the same degree of hysteresis is to eliminate not only the spurious responses but also the correct responses (Fig. 2E). If a time hysteresis

τ is introduced the analogue signal is never of sufficient amplitude for long enough to give a significant output (Fig. 2F). Combining the two trigger levels without time hysteresis, with above tl_2 being 'on' and below tl_1 being 'off' results in a form of amplitude hysteresis which eliminates the lesser of the insignificant fluctuations in the output (Fig. 2G). Introducing a time hysteresis τ in the combined output eliminates the greater insignificant fluctuations resulting in a proper recognition of the PAF with only a time delay of τ (Fig. 2H). It will be noted that both amplitude and time are involved in the hysteresis. This is necessary, at the practical level, first in order to make a reasonable representation of the input, and secondly to produce an output signal suitable for subsequent processing.

The outputs of PAF1—PAFn consist of signals indicating when certain important features of the speech signal are present and when they are absent. The content is specified by which lines are active, but the order is still implicit in their order of output. The order is difficult to specify because the signals overlap. Before any detection of sequential characteristics is carried out, therefore, it is necessary to carry out a little more processing, namely to change an extended PAF into two events—'primitive acoustic events' (PAE's) which are standard pulses marking the time when a decision is taken that the feature is present, and the time when it is decided that the feature is absent. There is a snag. In doing this we are, rightly, sorting into signals which can be ordered meaningfully, but at the same time we are consigning information about absolute duration of the PAF's to mere implication in terms of the order of events. This may be undesirable simply because the first event after a feature has begun may be that the feature has ended, and if the duration of such a feature is significant, then we have lost it, for at this stage we are interested in processing for order. The trouble arises because a distinction by absolute duration, such as that between a stop release (say for /t/) and a fricative (say /s/), depends on content and not order. Thus event detection must also take account of absolute duration, and in that way complete the extraction of content. An event detector will therefore have one input, a PAF, and $N+1$ outputs, one marking the beginning of the PAF, and the others marking its end in each of N duration categories. Evidence suggests that $N=2$ is usual for English. In any case, if the duration of a PAF is ambiguous—it ends just on the boundary, or within half a standard pulse width—then, to avoid losing information, and perhaps for other reasons as well, the occurrence of both the possible events should be indicated. Thus, in continuous speech, a machine might need to consider a silence of ambiguous duration as either a stop-gap or an end-of-phrase gap.

At this stage we have reduced the original input to a set of primitives—PAE's. Resolution of the order is determined by the width of the standard pulse representing each such event. If two events overlap, we cannot assign precedence between the pair concerned. However, we may further process the information to extract significant aspects of the sequence of events in terms of structural descriptors called 'compounded acoustic events' (CAE's) using a grammar based method.

The determination of the order information is performed in the sequence detector 200. The PAE's are selectively applied to Elementary Sequence Elements ESE1, ESE2 ESEn. Each has two primary inputs, for the events whose precedence is to be computed, and a third input into which prohibited events—'sequence breakers'—are 'OR-ed' together. One such element corresponds to one level of recursion of the equivalent computer analysing procedure. The equivalent function in a computer simulation is, of course, carried out by a single recursive subroutine. The grammar is that of a descriptive language for percepts (in this case, words—which are auditory percepts). The language must describe, for example, pertinent aspects of the ordering of the primitives. The necessary pattern description language may be simple, which would compensate for the relative complexity of the primitives required for speech. There is an overwhelming gain in operational flexibility when the specification of sub-patterns, their relations, etc., in terms of which the pattern is to be analysed, is separated from the mechanism which does the analysis, for the specification may easily be changed. Sub-patterns, which we may call 'compound acoustic events' are defined in terms of sub-patterns and/or primitives only, which is the same as saying CAE's are defined in terms of CAE's and/or PAE's only. Let us call both types of event simply 'events', where it is not confusing. There is only one relationship function—that of precedence. Thus sub-patterns or CAE's may be defined recursively without specifying property functions. The grammar is, however, context sensitive. It is necessary to specify, at each level of the recursions, sub-lists of other objects which must not bear a prohibited relationship to the object defined at the level involved. In less abstract terms, this amounts to a statement that one can specify that certain other events must not intervene between the two events whose precedence function is being evaluated. A chief advantage of recursive definition is that the structure of sub-patterns, or CAE's, is specified by their name. Thus, considering a computer simulation, the CAE $((A(BC))F)B$ would be decomposed by the analyser programme to a head $((A(BC))F)$ and a tail B. The first sub-list of prohibited objects would tell the analyser which events were not allowed to intervene between the

head and tail at this level. The tail is a primitive, and therefore is available as a set of PAE pulses marking the times at which the event B occurred. If the head were also available, then the analyser could establish the times at which B occurred immediately after the head event, discounting all intervening events except those prohibited. If the head were not available (from previous determination) then it would be treated as a new event to be recognised and the process repeated. Eventually a level of recursion in the simulation would be reached at which only primitives or previously recognised events occupied the tops of the head and tail stacks that had built up, and the procedure could unwind, generating sets of event pulses corresponding to the times of the various events on the head and tail lists, until the time marker pulses for the event originally specified were generated. Such a grammar-controlled analyser has been simulated on a computer for speech recognition studies. For considering a hardware embodiment the specification of these time markers is analogous to the identification of picture points associated with a pattern or sub-pattern for a picture. The final ESE outputs are entered as binary information $B_1 B_N$ in a Bit Pattern Register 300. The output of the sequence detector may be in several forms. (Note that the sub-patterns are synonymous with events as indicated above.) For example:

- (1) A bit pattern, each bit corresponding to a particular CAE or PAE, and set to '1' if the event in question was detected.
- (2) A bit pattern representing a set of 'barometer' type counts (count=number of bits set), each count representing the number of times a given event occurred.
- (3) A varying bit pattern, held in monostables whose period would be adjusted to the length of the longest period for which a given event might be significant.

Figure 3 illustrates a set of primitive events, the compounds derived assuming no other event is allowed to intervene (thus all events may be said to be 'sequence breakers'), and the bit patterns derived according to output method (1).

Thus the original set of time-varying analogue signals may, in the manner suggested, and as illustrated with reference to a computer based grammar, be translated into a set of non-ordered, binary features, using output form (1). Decision logic 400 is organised on the simple basis of bit-for-bit matching with patterns stored as plugs in a three layer matrix board. These allow presence, absence, or don't care conditions to be specified, the latter condition obtaining when a plug cor-

firing. A '1' pulse is therefore produced at the output of gate 24 and, the output of gate 27 being normally '0', the consequent '0' pulse from gate 25 and '1' pulse from gate 26 lead to the output of a standard pulse, width t , from monostable 115 and drive circuit 116.

If the input ends during the period of ambiguity (determined by the setting both of the first and of the second variable monostables 114, 117) it will have continued past the end of the firing period of the first variable monostable 114. Gate 30 will, therefore, have received two simultaneous '0' inputs, giving rise to a '1' pulse at its output, starting at the end of the period of first variable monostable 114, and finishing at the end of the input signal. This '1' pulse is inverted by gate 31, and the trailing edge thus triggers the fixed monostable 118 leading to the production of a standard pulse marking the end of the input at the output of drive circuit 119. At the same time the leading edge of the pulse from gate 30 triggers the second variable monostable 117, period d , and for this period of time a '0' is present at the output of gate 28. Thus if the input stops before the expiration of d (i.e. the input stops during the period designated as ambiguous), gate 27 will have two simultaneous '0' inputs, and a '1' pulse will appear on the output, starting at the end of the input, and ending at the expiration of d . This '1' pulse, acting on gate 25, produces a '0' pulse at the input to gate 26 and hence a standard pulse from the output of monostable 115 marking the end of the input (since the output for gate 24 has remained '0'). Thus, an input pulse which is ambiguously close in duration to the nominal duration t_b will produce a standard pulse both from monostable 115 and monostable 118, as required.

Finally, if the input ends after the second monostable 117 has ceased firing, then only the standard pulse from monostable 118 will be produced.

It is seen, therefore, that monostable 112 produces a pulse each time the input PAF starts, monostable 115 produces a pulse if the input PAF lasts less than t_b ; monostable 118 produces a pulse if the input PAF lasts longer than t_b ; and pulses appear simultaneously from monostables 115 and 118 if the input PAF duration is ambiguously close to t_b . In this manner PAF's are transformed into PAE's.

To return to Figure 4. A freeze level is brought into gates 7, 8, 9, 10, 11, 12 to inhibit the production of PAE's when the machine is frozen (and hence in the output cycle). For the 'gap' channel, we cannot inhibit at the PAF level, because silence will be present at the time of freezing, and a spurious 'end of long gap' and subsequently 'beginning of gap' will be produced. Therefore freezing at this level is effected at the PAE, with the three TED4 outputs being inverted in gates 13, 14,

15 and then applied to gates 10, 11, 12 together with the freeze level.

It is convenient to consider the controller next. Whenever a 'beginning of gap' signal occurs, i.e. from gate 10, Fig. 4, the end-of word integrating one-shot 501, Fig. 8 starts timing.

If no PAE from gate 11 occurs between the last PAE from gate 10 and the expiration of the period of the integrating one-shot, then gate 36 receives two simultaneous '0' inputs and the output goes to '1' starting at the instant that the monostable period expires. This triggers the display monostable 502, and the leading edge of the output sets the control bistable 503, which, in turn, sets the freeze level via the freeze drive 504 to '1', freezing the machine.

Note that the PAE from gate 12 line is taken to the start bistable 505. The first PAE produced for any word, if the beginning of the word is not missed, must be a PAE from gate 12 'end of long gap'. If this is not so, either too much noise preceded the word, or the speaker started speaking before the machine 'unfroze' from the last operation. Thus, if the start bistable is still in the reset condition when the machine freezes, some sort of error has occurred. The start bistable levels are therefore used to inhibit the computing indicator drive, and the output level drive, when in the reset condition, and to allow the ready or error indicators to be driven depending on the state of the control bistable 503: when in the set condition it inhibits the error and ready indicator drives, and—depending on the state of the control bistable—allows the computing indicator or output level and indicator to be driven.

Continuing now from the last paragraph but one. When the machine is frozen, depending on whether or not a valid start was obtained, either the output level will also appear, or an error indication will be made, and output suppressed. The machine stays frozen in the output cycle until the display monostable period expires. Gate 37 inverts the output of the display monostable so that the trailing edges fires the reset monostable 506. If the switch following 506 is set to 'auto' the output of the reset monostable produces a reset level via the reset drive 507 which clears the control and start bistables 503, 505. It is also taken to other parts of the machine to clear the memory and output stores of the sequence detector. Thus the reset level puts the machine in the ready state, cleared for action, and 'unfrozen'.

The switch is provided to inhibit resetting, and to allow manual resetting, if desired. The outputs of 503 and 505 are gated in gates 32, 33, 34 and 35 to obtain the required 'ready', 'error', 'computing' and 'output' indicator signals. The output signal is derived via an output drive circuit 508.

The sequence detector 200, uses ESE's (Elementary Sequence Elements) to carry out first order Sequence Detection on the basis of selected PAE's. Each of the ESE's has two main inputs, and two auxiliary inputs. The operation may be described with reference to Figure 10.

The purpose of the ESE is to produce a standard pulse out when the two main inputs are sequentially activated. If we call the two main inputs *i* and *j*, then one output gives a pulse when *j* occurs, following *i*, and the other gives a pulse out when *i* occurs, following *j*. We may designate these pulses $i_j e_a$ and $j_i e_a$. They are standard pulses, of duration *t* microseconds. If the two main inputs overlap, or if the input labelled S/B, for Sequence Breaker, is activated between the occurrence of one main input and the other, then no output occurs; the device is, instead, reset appropriately. The occurrence of either main input is 'remembered', if either persists, by itself, after the other inputs have stopped. The device is symmetrical with respect to the two inputs and outputs, so the operation of half will now be detailed.

If a pulse appears at *i*, and no other input, then the bistable, comprised of gates 40 and 41, is set, and a '0' appears on the top input to gate 42. If a pulse then appears at *j*, and no other input, the output of gate 44 falls to zero, during the pulse, and a '1' pulse is therefore produced from gate 42, which momentarily has four simultaneous '0' inputs, presuming the other two inputs are at '0'. This '1' pulse causes the monostable 202 to fire, and an output pulse is produced via drive circuit 203. The output signal also is fed back to clear the memory bistable, the additional connection to gate 39 ensuring that there is no ambiguity in the resetting operation due to *i* becoming active again. The device is then ready to register another 'Elementary Sequence'.

Gate 43 produces a '1' output if both *i* and *j* are present at the same time. This prevents either output being activated by either input/bistable combination by inhibiting gate 42, and also resets the memory bistables—ambiguity being prevented by the cross-connections from *i* to gate 45 and *j* to gate 39. Whichever input lasts longest will eventually be remembered, as is appropriate.

If a Sequence Breaker occurs, then, again, the memory bistables are positively reset, and the output is inhibited by the connections to gates 42 and 48. Thus a Sequence Breaker occurring in the middle of an Elementary Sequence does 'break the sequence'.

The input marked R/S, for Reset, is activated by the reset level generated by the controller, and simply clears the memory bistables ready for another operation. There is no problem of conflict with other signals, since the machine is frozen at the instant of

resetting, though it could provide additional protection to insert a slight delay in the resetting of the control bistable, to make sure the machine is positively reset before it is 'unfrozen'. The final outputs of some if not all the ESE's are entered directly into the Bit Pattern Register 300, Fig. 9 also shown in Fig. 1.

The final section of the machine, the Decision taker 400, Fig. 1, is straightforward gating logic as shown in Fig. 11. The matrix may be, in practice, a three layer plug-board. The strips in one layer of such a plug-board matrix may be shorted to the strips in either of the other two layers, which strips are arranged at right-angles to the strip of the first layer. By putting in suitable plugs a pattern of input states may be selected for each desired output, so that the output only comes on when the specified inputs are in the specified states—combinations of '1' and '0'. Lamps and drivers are provided to allow the operation to be monitored, and to allow the matrix rows and outputs to be driven.

The decision taker is thus a straight pattern matching arrangement.

WHAT WE CLAIM IS:—

1. Speech recognition apparatus including means responsive to selected acoustic characteristics for decomposing a signal representing an acoustic input into analogue signals on parallel channels, each analogue signal being representative of a different acoustic feature of the input, means for transforming the analogue signals into binary signals on parallel channels, the binary signals constituting time ordered event markers relating to the occurrence or occurrences of the respective acoustic features represented by the analogue signals, means for generating further binary signals being time ordered event markers marking the occurrence or occurrences of specified sequences of event markers relating to the occurrences of two or more different features in specified sequences, and means for storing in a fixed predetermined sequence binary information representing both the content of the acoustic input in terms of the different individual acoustic features of the input and the content of the acoustic input in terms of the specified sequences of acoustic features.

2. Apparatus according to claim 1 in which the means for decomposing the signal representing an acoustic input includes a plurality of filters each arranged to pass a different range of frequencies and means for producing from the filters a plurality of outputs each indicating the relative amplitudes of one of the filter outputs with respect to another filter output.

3. Apparatus according to claim 1 or 2 including means for detecting the total energy in the input and means for producing from

the total energy detector an output indicating that the total energy exceeds a predetermined threshold level.

4. Apparatus according to claim 3 as appended to claim 2 in which the means for producing the outputs indicative of the relative amplitudes of the filter outputs each include trigger means having a first threshold level whereby the output is not inhibited when the ratio of one filter output amplitude to another filter output amplitude exceeds the first threshold and a second lower threshold level whereby the output is inhibited when the ratio falls below the second threshold level.

5. Apparatus according to claim 4 including means for producing an output when there is a balance between two filter outputs.

6. Apparatus according to claim 5 including means for inhibiting the balance output when the total energy does not exceed the predetermined threshold level.

7. Apparatus according to claim 4, 5 or 6 including a plurality of pulse generators to each of which is applied one of the outputs derived from the filters and the total energy detector, each pulse generator being arranged to produce an output pulse the start of which occurs only when the input to the pulse generator has been present continuously for a predetermined period of time and the end of which occurs only when the input has been absent continuously for a predetermined period of time.

8. Apparatus according to claim 7 wherein each pulse generator includes a pair of one-shot multivibrators each of which delivers an output pulse which lasts for a predetermined period of time after an input has been applied, means for triggering one of the multivibrators from the leading edge of an input signal derived from a filter or total energy detector, means for triggering the other multivibrator from the trailing edge of the input signal, and gating means for gating the input signal with the pulses generated by the two multivibrators whereby the gated input signal forms the output of the pulse generator.

9. Apparatus according to claim 8 including means for normalising the delays occurring in the outputs of a plurality of pulse generators.

10. Apparatus according to claim 8 or 9

including a plurality of means for generating binary information signals each producing an output according to the significance and duration of the output of one of the pulse generators.

11. Apparatus according to claim 10 including a plurality of gating logic means each of which is responsive to two or more binary input signals whereby the relative sequential occurrence of those signals can be determined and means for generating a binary output signal according to the relative sequential occurrence of the binary input signals.

12. Apparatus according to claim 11 wherein the binary input signals for some of the gating logic means are those derived from the pulse generators and the binary output signals of some of the gating logic means form the binary input signals to other gating logic means.

13. Apparatus according to claim 11 or 12 including means for storing in a predetermined sequence the binary output signals from some of the gating logic means, and means for comparing the stored information pattern with predetermined binary information patterns.

14. Apparatus according to claim 13 wherein the means for storing the binary output signals includes one or more monostables.

15. Apparatus according to claim 13 or 14 including means for determining the likelihood ratio of occurrence to non-occurrence of the constituents of the stored binary information in comparison with a reference pattern and means responsive to said ratio whereby a decision is made for accepting, rejecting or requesting a repeat of the acoustic input.

16. Apparatus according to any one of the preceding claims 10 to 15 including means for freezing the operation of or output from each of the plurality of means for generating binary information signals indicating the significance and duration of outputs of the pulse generators.

17. Speech recognition apparatus substantially as described with reference to the accompanying drawings.

G. H. EDMUNDS,
Chartered Patent Agent,
For the Applicants.

Printed for Her Majesty's Stationery Office, by the Courier Press, Leamington Spa, 1971.
Published by The Patent Office, 25 Southampton Buildings, London, WC2A 1AY, from which copies may be obtained.





Fig. 1.

Fig. 2.






Fig. 3.








Fig. 7.





Fig. 8.

1255834

COMPLETE SPECIFICATION

11 SHEETS

This drawing is a reproduction of
the Original on a reduced scale
Sheet 9






Fig. 10.

